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I. Abstract. 
Two hi h-frequency switched-capacitor sample-delay- 
hold (lDH) b uffers are resented. The circuits 
provide a correct transition 8om the continuous-time 
to the discrete-time domain or vice versa. 
E erimental results show an excellent frequency 
bgavior for clock frequencies up to 25 MHz. 
11. Introduction. 
Switched-capacitor (SC) circuits are analog discrete- 
time signal processing circuits. At the front-end of 
these circuits, the continuous-time input signal has 
to be transformed into a discrete-time version. In 
order to optimize the settling speed of the SC 
circuit by creating step-input settling responses, 
the input interface circuit has to transform the 
continuous-time input signal into a uniform-sampled 
full period sample-and-hold (SH) signal. At the 
back-end of the SC circuit, the transition from the 
discrete-time to the continuous-time domain has to be 
made. Due to the finite circuit time constants of the 
SC circuit, the output signals will contain 
continuous-time transients, even for true full period 
SH input signals. An output interface circuit is 
required to sample the correct output signal values 
of the SC circuit at the ends of the settling periods 
and to transform the obtained signal sample sequence 
into a full period SH signal. Therefore, the use of 
these interface circuits is especially of advantage 
in high-frequency SC circuits. 
The commonly applied interface circuit is the delay- 
free sample-and-hold buffer of figure la. 
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Figure 1. a Standard delay-free SH buffer. 
[b{ Timing diagram. 
This and all other circuits described in this paper 
are controlled by a bi-phase 50% duty cycle clock 
pattern as shown in figure lb. The tracking phase 4 
causes a continuous-time input settling response of 
the amplifier during this phase. The realization of a 
full period SH si nal requires a cascade of two 
delay-free SH buffers, driven by opposite clock 
phases. As shown in figure 2, requires the extension 
of this a proach to obtain a SH signal during both 
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Standard double-sampling SH buffer. 
This paper presents two novel input/output interface 
circuits, providing a full period SH output signal 
with the use of only one amplifier [3]. The 
introduction of a half period delay between the input 
and output signal samples guarantees an optimal step- 
input settling response of the amplifier. 
111. Stray-insensitive sample-delay-hold buffers. 
Figure 3 shows a stray-insensitive full period 
sample-delay-hold (SDH) buffer suitable for bi-phase 
single-sampling SC filters. 
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Figure 3. Single-sampling SDH buffer. 
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The transfer function of this circuit can be found 
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These equations include the effects caused by a 
finite open-loop gain A, and the offset voltage V, 
of the amplifier and by the stray-capacitances at the 
circuit nodes 1, 2 and 3. Ideally, for &>1, the 
output signal of the SDH buffer only changes value at 
the beginning of clock phase 62 and holds this value 
over a full clock period. Including the amplifier 
offset voltage Vos, the SDH buffer output signal will 
contain an offset component equal to V, during clock 
phase 92 and two times Vo, during &. Standard 
Fourier analysis shows that the output s ectrum 
contains frequency components at DC (1.5 Vosp and at 
all odd multiples n of the clock frequency (2Vo,/nn). 
For applications of the SDH buffer as output buffer, 
the latter are suppressed by a continuous-time 
smoothing filter. A double-sampling implementation of 
the SDH buffer is shown in figure 4. 
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Figure 4. Double-sampling SDH buffer. 
This circuit realizes the sample-delay-hold function 
during both clock phases. Assuming identical 
parasitic capacitances at the nodes 1, 2 and 3 in 
figures 3 and 4 and C,=G, equation (1) is valid 
during both clock phases. Note that in the 
double-sampling implementation the sample frequency 
is twice the clock frequency. The amplifier offset 
voltage V, only causes a frequency component at DC 
in the output spectrum of the double-sampling SDH 
buffer with an am litude Vo9 For &>l, the periodic 
output spectrum of the ideal SDH buffers is 
with a sample period T and +=2x/T. 
For applications of the SDH buffers in the video 
frequency range, high-performance amplifiers with a 
transconductance in the order of several mA/V and a 
slew-rate in the order of hundreds of mV/ns have to 
be used. In order to prevent saturation of the 
amplifiers during the required non-overlapping time 
slots of the bi-phase clock pattern, the continuous 
feedback technique [4], shown in figure 5, will be 
added to both single- and double-sam ling SDH 
buffers. During one of the on-periods OF the clock 
phases 41 and $2, capacitor Cx degrades the 
performance in the same way as the parasitic 
capacitor at the negative input terminal of the 
amplifier. The capacitor Cy just forms a small load 
ca acitor for the amplifier. If both clock phases are 
of! the amplifier is switched as unity-gain buffer 
and the output signal will remain unchanged. 
Figure 5. Continuous-time feedback circuit. 
The clock feedthrough of both SDH implementations is 
primarily determined by the switches in this feedback 
circuit. The symmetry of the switch configuration at 
the amplifier inverting input terminal results in a 
first-order canceling of the output signal related 
clock feedthrough components as in double-sampling SC 
circuits. Assunung that the amplifier operates in its 
linear region, the clock feedthrough effects of the 
switches in the feedback loop can be described using 
the small-signal model shown in figure 6. 
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Figure 6. Small-signal model of the feedback circuit 
during the switch-off transients. 
The charge source q models the total switch charge 
subtracted from the signal path during the time slot, 
starting at the beginning of the negative clock 
transition of either of the clock phases and ending 
as soon as the opposite clock signal reaches the 
threshold voltage. The capacitance Cp, models the 
input capacitance of the amplifier, C, consists of 
the junction capacitances of the two switches and the 
total overlap capacitance of either of the switches 
that is in the off-state. The open-loop gain of the 
amplifier is again indicated by &. 
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The Kirchhoff current law gives the next equations 
From (4), the circuit node V, is found to be a 
virtual ground for A+l and the total switch charge q 
will flow through C,. For fast switch-off transients, 
the switch channel charge will be distributed 
approximately equal to drain and source [5], 
resulting in 
for a single NMOS switch transistor with a total gate 
capacitance Cox, a gate-drain and gate-source overlap 
capacitance Cob As the gate potential has reached 
the threshold volta6e of the switch, an additional 
charge Co,(Vs+VT) is subtracted from the signal path. 
The sample-delay-hold buffer becomes active again, as 
the opposite clock signal reaches the threshold 
voltage. 
In most applications, the sample capacitor Cy is much 
larger than the arasitic capacitors Cox and C, and 
the clock feedtlrough will not cause saturation of 
the amplifier. Due to the very small widths of the 
clock feedthrough pulses, the output spectrum 
components can usually be neglected. The assumption 
that the switch channel charges split equally to 
drain and source during the turn-off transient of the 
switch reduces the clock feedthrough mechanism into a 
linear function of the switch signal V,. Any 
deviation from this 50% charge splitting will result 
in harmonic distortion. An accurate prediction of the 
clock feedthrough requires an accurate knowledge of 
all parasitic capacitances, the speed of the clock 
transients and the clock skew. 
IV. Experimental results. 
The sin le- and double-sampling SDH buffers have been 
realizefusing unit capacitances C,, &, C, and Cy of 
0.28 pF. The switches are realized with transmission 
gates consisting of 60/2.5 pm NMOS and 60/3 pm PMOS 
transistors. The widths of the switch transistors in 
the feedback loops are 30 pm. The amplifiers are 
BiCMOS folded-cascode transconductance amplifiers 
with an experimental DC-gain of 69 dB and a unity- 
gain frequency of 98 MHz. All circuits operate at a 
he gain responses of the SDH buffers have been 
measured for clock frequencies of 1, 5 and 25 MHz. 
Figure 7a shows the experimental gain response of the 
single-sampling SDH buffer for which the sample and 
clock frequency are equal. The experimental results 
of the double-sampling SDH buffer are shown in figure 
7b for the same clock frequencies. The doubling of 
the sample rate is demonstrated clearly. 
Figure 8 shows the phase response of the single- and 
double-sampling SDH buffer for a 25 MHz clock 
frequency. The ideal phase response -2nfIN/fSAMPLE, 
see (3), is met very closely. 
ower supply of f 2.5 V. 
A: REF 0 MKR 25 000 000.000 Hz 
[ dB 1 
5.000 
(a) START 10 000.000 Hz 
STOP 25 000 000.000 HZ 




0 MKR 50 000 000.000 Hz 
DIV 10 000 .OOO Hz 
5.000 (b) START STOP 50 000 000.000 Hz 
Figure 7. E erimental gain response of the SDH 
b g e r s  (vert. 5 dB/div) for a clock 
frequency of 1, 5 and 25 MHz, 
(a) single-sampling, (b) double-sampling. 
8: REF 0 MKR 5 000 000.000 Hz 
0.000 




1 000.000 Hz 
5 000 000.000 Hz 
Figure 8. E erimental phase res onse of the SDH 
b g e r s  (vert. 5 deg/divf) for a clock 
frequency of 25 MHz, 
(a) single-sampling, (b) double-sampling. 
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A typical experimental harmonic distortion curve HD, 
of both single- and double-sampling SDH buffer is 
shown in figure 9. 
1.5 c 
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v, [VI 
Figure 9, Experimental second harmonic distortion 
curve of the SDH buffers. 
The total harmonic distortion consists primarily of 
second harmonics caused by non-linear clock feed- 
through. The experimental third harmonics are 
typically 25 dB lower and originate from an on-chip 
continuous-time output buffer. 
The experimental noise level including the noise of 
the output buffer is 0.3 pV/dHz for the double- 
sampling SDH buffer and 0.6 pV/v"z for the single- 
sampling SDH buffer. Using the data of figure 9, the 
dynamic range for 1% distortion is 52.5 dB for the 
double-sampling SDH buffer (bandwidth = 5 MHz) and 
49.5 dB for the single-sampling SDH buffer 
(bandwidth = 2.5 MHz). 
The experimental DC offset voltage is typical1 70 mV 
for both single- and double-sampling SDH bu&ers. For 
a 25 MHz clock frequency, the spectral components at 
25 and 50 MHz are respectively 12 mV and 60 mV for 
the double-sampling SDH buffer and 15 mV and 63 mV 
for the single-sampling SDH buffer. Referring section 
111, the symmetry of the switch configuration at the 
inverting amplifier input terminal of both SDH 
buffers makes the output referred clock feedthrough 
components mainly determined b the switch-off 
behavior of the switches in the feedzack loops. These 
switches cause frequency components at the multiples 
of twice the clock frequency for both SDH buffers. A 
non-ideal cancellation of the switch charge injection 
of the switches connected to the amplifier input 
terminal results in frequency components at the odd 
multiples of the clock frequency. The difference 
between the 25 MHz clock frequency components of the 
single- and double-sampling SDH buffer, respectively 
15 mV and 12 mV, originates from the amplifier offset 
voltage (typically 2.8 mV) as explained in section 
III. 
Figure 10 illustrates the effects of the SDH output 
buffer on the frequency response of a video frequency 
SC filter operating at a 10 MHz clock frequency. The 
single-sampling SC filter has an ideal passband 
ripple of 0.5 dB and a ratio of the sample frequency 
to the filter cutoff frequency of 10 [3]. The 
reduction of the continuous-time output signal 
components caused by the settling behavior of the 
filter stages is shown clearly. 
A: T/R (dB) 0 MKR I 000 000.000 HZ 
A MAX 1.000 dB 
A/DIV 200.0 md8 START 100 000.000 Hz 
STOP 1 000 000.000 Hz 
Figure 10. Experimental SC filter passband ripple 
(vert. 0.2 dB/div) for a 10 MHz clock 
frequency, 
1: continuous-time output, 2: SDH output. 
V. Conclusions. 
Two stray-insensitive switched-capacitor sample- 
delay-hold buffers for video frequency applications 
are presented. Both buffers use only one amplifier 
and can be used as input or output stage for SC video 
frequency filters. The circuits can .also be used as 
delay-cells for applications in discrete-time 
adaptive filter designs. 
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